Received 6 December 2021; revised 11 January 2022 and 29 January 2022; accepted 2 February 2022. Date of publication 8 February 2022; date of current version 22 February 2022. The review of this article was arranged by Editor N. Collaert.

Digital Object Identifier 10.1109/JEDS.2022.3149954

# Sub-10 nm Top Width Nanowire InGaAs Gate-All-Around MOSFETs With Improved Subthreshold Characteristics and Device Reliability

# HUA-LUN KO<sup>®</sup><sup>1</sup>, QUANG HO LUC<sup>®</sup><sup>2</sup>, PING HUANG<sup>®</sup><sup>1</sup>, JING-YUAN WU<sup>1</sup>, SI-MENG CHEN<sup>®</sup><sup>1</sup>, NHAN-AI TRAN<sup>2</sup>, HENG-TUNG HSU<sup>®</sup><sup>1</sup> (Senior Member, IEEE), AND EDWARD YI CHANG<sup>®</sup><sup>3</sup> (Life Fellow, IEEE)

 International College of Semiconductor Technology, National Yang Ming Chiao Tung University, Hsinchu 300, Taiwan
 Department of Materials Science and Engineering, National Yang Ming Chiao Tung University, Hsinchu 300, Taiwan
 Department of Materials Science and Engineering, the Department of Electronics Engineering, and the International College of Semiconductor Technology, National Yang Ming Chiao Tung University, Hsinchu 300, Taiwan

CORRESPONDING AUTHOR: E. Y. CHANG (e-mail: edc@mail.nctu.edu.tw)

This work was supported in part by the "Center for the Semiconductor Technology Research" from The Featured Areas Research Center Program within the framework of the Higher Education Sprout Project by the Ministry of Education (MOE) in Taiwan; in part by the Ministry of Science and Technology, Taiwan, under Grant MOST 110-2634-F-009-027 and Grant 110-2622-8-009-018-SB; and in part by the National Chung-Shan Institute of Science and Technology, Taiwan, under Grant NCSIST-403-V309(110).

**ABSTRACT** In this article, sub-10 nm top width nanowire  $In_{0.53}Ga_{0.47}As$  gate-all-around (GAA) MOSFETs with improved subthreshold characteristics and reliability are demonstrated. These devices exhibit a significant improvement in the subthreshold performances with subthreshold swing (SS) of 70 mV/dec, drain induced barrier lowering (DIBL) of 46 mV/V, and off-current ( $I_{off}$ ) of  $1.6 \times 10^{-4} \,\mu A/\mu m$  for InGaAs GAA MOSFETs. Effective control of short channel effects (SCEs) is confirmed by the error bar of statistical variation analysis. Under gate bias stress, a low degradation of SS and threshold voltage ( $V_{th}$ ) shift has been achieved due to  $N_2$  RP treatment of the InGaAs GAA MOSFETs. The superior performance can be attributed to the strong electrostatic control and high quality of high- $\kappa$ /InGaAs interface, originating from shrinking nanowire width and RP passivation effects. These results show the developed GAA MOSFET devices have good potential for future low-power high-switching speed CMOS logic applications.

INDEX TERMS Gate all around, HfO<sub>2</sub>, SCEs, RP treatment, InGaAs, MOSFET.

#### I. INTRODUCTION

As the technology nodes down scaling to the sub-10 nm, suppressing short channel effects (SCEs) has become a strict challenge to overcome the serious threshold voltage ( $V_{th}$ ) roll-off, stronger drain induced barrier lowering (DIBL), and drastic subthreshold swing (SS) degradation [1]. To address these issues, gate-all-around (GAA) field-effect transistor has been proposed, and has shown resistant to SCEs [2]–[7]. However, for the III-IV based transistors, severe subthreshold performance degradation is a crucial issue correlated to the strong band to band tunneling (BTBT) of the small bandgap material and a considerable number of traps generated at

the high- $\kappa$  and semiconductor interface which accounted for trap-assisted tunneling (TAT) and Frenkel-Poole emission in scaled gate oxide [8]–[11]. For the ultrathin thickness of hafnium oxide (HfO<sub>2</sub>), the flat band voltage shift resulting from stress-induced interface traps is one of the key problems need to be overcome [12].

In this work,  $In_{0.53}Ga_{0.47}As$  GAA MOSFETs have been fabricated with the inclination angle near 70° of channel sidewall in [10] direction with nanowire top width of 8 nm and using a simple RP treatment with one gas ambient (N<sub>2</sub>) in order to improve not only the gate control but also the interface quality of the high- $\kappa$  material and InGaAs. The

188



FIGURE 1. Schematic image of the typical  $In_{0.53}Ga_{0.47}As$  gate-all-around (GAA) device.



FIGURE 2. Top view SEM image of (a) typical  $In_{0.53}Ga_{0.47}As$  GAA device, and (b) fabricated  $In_{0.53}Ga_{0.47}As$  GAA channel followed by [10] direction.

effectiveness of the RP treatments with N<sub>2</sub> and N<sub>2</sub>/NH<sub>3</sub> are quite similar in term of the interface trap density (D<sub>it</sub>) value. Reduced nanowire top width can enhance the gate controllability further improve the SCEs. Additionally, comparing to device fabricated without N<sub>2</sub> RP passivation, N<sub>2</sub> RP treated In<sub>0.53</sub>Ga<sub>0.47</sub>As GAA MOSFETs have shown a significant enhancement on SS, DIBL, leakage current, and reliability properties.

## **II. DEVICE FABRICATION**

Fig. 1 shows the schematic image of the  $In_{0.53}Ga_{0.47}As$  GAA device. Figs. 2(a) and (b) show the top view and zoom-in SEM images of a typical  $In_{0.53}Ga_{0.47}As$  GAA MOSFETs fabricated. Details of the process flow can be referenced elsewhere [7]. After source/drain (S/D) regions were defined and processed, nanowire was created following the (010) orientation which has the highest aspect ratio of the  $In_{0.53}Ga_{0.47}As$  material [3]. Dry etching and wet etching techniques were applied to create the bottomless structure.  $In_{0.53}Ga_{0.47}As$  and InP were etched using the ICP to form the fin patterns, and citric acid was used to scale the fin width and reduce surface roughness of the  $In_{0.53}Ga_{0.47}As$  channel. Subsequently, to fabricate the gateall-around structure,  $In_{0.53}Ga_{0.47}As$  channel bottom etching was achieved by diluted HCl solution to selective etch the



**FIGURE 3.** Cross-sectional HRTEM image of (a) fabricated In<sub>0.53</sub>Ga<sub>0.47</sub>As GAA device, and (b) W<sub>nw,top</sub> = 8 nm, and sidewall inclination angle ( $\theta$ ) ~ 70° In<sub>0.53</sub>Ga<sub>0.47</sub>As channel.



FIGURE 4.  $I_D$ -V<sub>GS</sub> transfer characteristics of the HfO<sub>2</sub> w/N<sub>2</sub> and w/o N<sub>2</sub> RP treatment for L<sub>ch</sub> = 50 nm, W<sub>nw,top</sub> = 8 nm In<sub>0.53</sub>Ga<sub>0.47</sub>As GAAFETs.

InP layer which was underneath the In<sub>0.53</sub>Ga<sub>0.47</sub>As layer. After the sulfur pretreatment (NH<sub>4</sub>)<sub>2</sub>S solution treatment, the PEALD-AIN interfacial passivation layer was deposited and followed by ALD-HfO<sub>2</sub> layer deposition with the equivalent oxide thickness (EOT) of 0.8 nm and the surface of the dielectric layers were treated using an in-situ N2 RP process which were performed at plasma power of 150 W for 5 minutes at 250°C in the same Fiji-G2 ALD chamber. Immediately, 10-nm PEALD-TiN was deposited to wrap the In<sub>0.53</sub>Ga<sub>0.47</sub>As channel in the Fiji-202 ALD chamber. Control sample without N2 RP treatment was also fabricated for comparison. Fig. 3(a) shows the cross-sectional high resolution transmission microscopy image (TEM) of the fabricated In<sub>0.53</sub>Ga<sub>0.47</sub>As GAA device. The finished devices feature a channel length ( $L_{ch}$ ) of 50 nm, top width ( $W_{nw,top}$ ) of 8 nm, bottom width (Wnw,bottom) of 30 nm, nanowire height  $(H_{nw})$  of 40 nm, and the sidewall inclination angle  $(\theta)$  with respect to the surface of the nanowire bottom was nearly 70° (Fig. 3(b)).

## III. RESULTS AND DISCUSSION

Fig. 4 presents the subthreshold characteristics of the  $In_{0.53}Ga_{0.47}As$  GAA MOSFETs with and without  $N_2$  RP treatment. The current in the figure is normalized to the



FIGURE 5.  $I_D$ -V<sub>DS</sub> transfer characteristics of the HfO<sub>2</sub> w/N<sub>2</sub> and w/o N<sub>2</sub> RP treatment In<sub>0.53</sub>Ga<sub>0.47</sub>As GAAFETs.

perimeter of the total effective channel width  $W_{tot}$  =  $(2 \times H_{nw} + W_{nw,top} + W_{nw,bottom}) \times (No. of wire)$ . Comparing to the control sample, RP treated devices exhibit considerable performance improvement. Subthreshold swing (SS) decreases from 79 to 70 mV/dec, drain induced barrier lowering (DIBL) reduces from 66 to 46 mV/V, OFF-current (Ioff) was suppressed from  $4.3 \times 10^{-4}$  to  $1.6 \times 10^{-4}$  µA/µm, ON/OFF current ratio increased from  $7.6 \times 10^4$  to  $2.5 \times 10^5$ , a substantial improvement of ON-current was observed. Furthermore, benefiting from the nearly 70° sidewall inclination angle, the leakage current for the In<sub>0.53</sub>Ga<sub>0.47</sub>As GAAFETs with and without N2 RP treatment were lower than 5  $\times$  10<sup>-4</sup>  $\mu$ A/ $\mu$ m. This means the inclination angle of 70° sidewall can help to confine the electron density more effectively. Great improvements in the subthreshold swing were observed for the N<sub>2</sub> RP treated In<sub>0.53</sub>Ga<sub>0.47</sub>As GAA MOSFETs due to the nitrogen passivation effects. Nitrogen atoms generated in the RP process can help to passivate not only the oxygen vacancies in the HfO<sub>2</sub> film but also the dangling bond at the interface between the high- $\kappa$  materials and the III-V semiconductors, contributing to the significant reduction of the D<sub>it</sub> [7], [9], [13]-[15]. This may aggressively suppress the Frenkel-Poole emission and trap-assisted tunneling [11]. In addition, the decreased D<sub>it</sub> can effectively suppress the trap-assisted tunneling (TAT) leakage current from gate to drain [16]. Fig. 5 shows the output characteristics for the normalized drive current of the  $In_{0.53}Ga_{0.47}As$  GAA MOSFETs with and without  $N_2$ RP treatment. After the N2 PRP treatment, the result shows superior improvement in the  $I_D$  at  $V_{GS}-V_{th} = 0.5$  V and  $V_{DS}$  = 0.5 V from 176 to 282  $\mu A/\mu m$  (increased up to 160%), mainly due to the high interface quality between the high- $\kappa$  dielectric and In<sub>0.53</sub>Ga<sub>0.47</sub>As. Figs. 6(a) and (b) show the subthreshold swing in the linear regime (SSlin) and DIBL error bar of statistical variation for 25 In<sub>0.53</sub>Ga<sub>0.47</sub>As GAA MOSFET devices with and without N2 RP treatment. These results show that the N<sub>2</sub> RP treated devices exhibit dramatically improvement in the average SS<sub>lin</sub> which decreased from 74 to 67 mV/dec and the average DIBL



FIGURE 6. (a) Minimum SS in linear regime, and (b) DIBL versus w/N<sub>2</sub> and w/o N<sub>2</sub> RP treatment In<sub>0.53</sub>Ga<sub>0.47</sub>As GAAFETs.



FIGURE 7. Threshold voltage shift ( $\Delta V_{th}$ ) as a function of the stress time w/N<sub>2</sub> and w/o N<sub>2</sub> RP treatment In<sub>0.53</sub>Ga<sub>0.47</sub>As GAAFETs.



FIGURE 8. Subthreshold swing shift ( $\Delta$ SS) as a function of the stress time w/N<sub>2</sub> and w/o N<sub>2</sub> RP treatment In<sub>0.53</sub>Ga<sub>0.47</sub>As GAAFETs.

which dropped from 62 to 47 mV/V. The suppressing of the SCEs was demonstrated by the N<sub>2</sub> surface passivation. The positive bias temperature instability (PBTI) characteristics were carried out with positive constant voltage stress (CVS). Fig. 7 shows the threshold voltage shift ( $\Delta V_{th}$ ) as a function of the stress time of In<sub>0.53</sub>Ga<sub>0.47</sub>As GAA MOSFETs with and without N<sub>2</sub> RP treatment under different gate voltage stress from V<sub>G,Stress</sub> – V<sub>th</sub> = 1.2 V to 1.6 V at room temperature (RT). After N<sub>2</sub> RP treatment, the power law factor n value ( $\Delta V_{th} \propto t^n$ ) changes from 0.124 to 0.096. Fig. 8 compares the N<sub>2</sub> RP treated In<sub>0.53</sub>Ga<sub>0.47</sub>As GAA FETs



**FIGURE 9.** Benchmark plots of SS as a function of  $L_{ch}$  in this work. The data are compared with other state-of-the-art InGaAs GAAFETs devices.

with control sample for the time evolution of subthreshold swing shift ( $\Delta$ SS) at different stress voltages of 0.8 to 1.4 V. The n value of time exponent was changed from 0.154 to 0.103. It is reasonable since less traps were generated and very rare trapping/detrapping processes occur under gate voltage stress [17], [18]. It indicates superior interface quality between the oxide and semiconductor obtained in In<sub>0.53</sub>Ga<sub>0.47</sub>As GAA MOSFETs with N<sub>2</sub> RP treatment and shows surprising progress of the InGaAs GAA MOSFETs reliability with scaled oxide. Fig. 9 benchmarks the minimum SS in the linear regime versus difference channel lengths (L<sub>ch</sub>) achieved in this work with the state-of-the-art InGaAs GAA MOSFETs. The N<sub>2</sub> RP treated In<sub>0.53</sub>Ga<sub>0.47</sub>As GAA MOSFETs with scaled EOT showed considerable improvement in the SCEs immunity.

#### **IV. CONCLUSION**

InGaAs GAA MOSFETs with sub-10 nm top width nanowire with enhanced subthreshold performance and improved reliability were characterized. The nanowire device fabricated with sidewall inclination angle nearly 70° N<sub>2</sub> RP treatment showed great channel controllability for the InGaAs GAA MOSFETs. SS of 70 mV/dec, DIBL of 46 mV/V, I<sub>off</sub> of  $1.6 \times 10^{-4} \,\mu$ A/ $\mu$ m, and high I<sub>on</sub>/I<sub>off</sub> ratio of  $2.5 \times 10^{5}$  were achieved. These results indicate that InGaAs GAA devices are promising for future low-power high-switching speed logic applications.

#### REFERENCES

- S. Sleva and Y. Taur, "The influence of source and drain junction depth on the short-channel effect in MOSFETs," *IEEE Trans. Electron Devices*, vol. 52, no. 12, pp. 2814–2816, Dec. 2005, doi: 10.1109/TED.2005.859614.
- [2] N. Conrad *et al.*, "Performance and variability studies of InGaAs gate-all-around nanowire MOSFETs," *IEEE Trans. Device Mater. Rel.*, vol. 13, no. 4, pp. 489–496, Dec. 2013, doi: 10.1109/TDMR.2013.2283854.
- [3] J. Zhang, M. Si, X. B. Lou, W. Wu, R. G. Gordon, and P. D. Ye, "InGaAs 3D MOSFETs with drastically different shapes formed by anisotropic wet etching," in *IEDM Tech. Dig.*, Dec. 2015, p. 15, doi: 10.1109/IEDM.2015.7409702.
- [4] C. B. Zota, L. E. Wernersson, and E. Lind, "Single suspended InGaAs nanowire MOSFETs," in *Proc. IEDM*, Dec. 2015, p. 31, doi: 10.1109/IEDM.2015.7409808.

- [5] M. Si *et al.*, "Characterization and reliability of III-V gate-all-around MOSFETs," in *Proc. IRPS*, 2015, p. 4A, doi: 10.1109/IRPS.2015.7112723.
- [6] J. J. Gu, Y. Q. Liu, Y. Q. Wu, R. Colby, R. G. Gordon, and P. D. Ye, "First experimental demonstration of gate-all-around III-V MOSFETs by top-down approach," in *Proc. IEEE IEDM*, Dec. 2011, pp. 769–772, doi: 10.1109/IEDM.2011.6131662.
- [7] Q. H. Luc et al., "In<sub>0.53</sub>Ga<sub>0.47</sub>As FinFET and GAA-FET with remote-plasma treatment," *IEEE Electron Device Lett.*, vol. 39, no. 3, pp. 339–342, Mar. 2018, doi: 10.1109/LED.2018.2798589.
- [8] J. Lin, D. A. Antoniadis, and J. A. del Alamo, "Off-state leakage induced by band-to-band tunneling and floating-body bipolar effect in InGaAs quantum-well MOSFETs," *IEEE Electron Device Lett.*, vol. 35, no. 12, pp. 1203–1205, Dec. 2014, doi: 10.1109/LED.2014.2361528.
- [9] V. Chobpattana, J. Son, J. J. M. Law, R. Engel-Herbert, C.-Y. Huang, and S. Stemmer, "Nitrogen-passivated dielectric/InGaAs interfaces with sub-nm equivalent oxide thickness and low interface trap densities," *Appl. Phys. Lett.*, vol. 102, no. 2, Jan. 2013, Art. no. 22907, doi: 10.1063/1.4776656.
- [10] J. Wu, L. F. Register, and E. Rosenbaum, "Trap-assisted tunneling current through ultra-thin oxide," in *Proc. Int. Rel. Phys. Symp.*, 1999, pp. 389–395, doi: 10.1109/RELPHY.1999.761644.
- [11] M. Houssa *et al.*, "Trap-assisted tunneling in high permittivity gate dielectric stacks," *J. Appl. Phys.*, vol. 87, no. 12, pp. 8615–8620, Jun. 2000, doi: 10.1063/1.373587.
- [12] W. J. Zhu, T. P. Ma, S. Zafar, and T. Tamagawa, "Charge trapping in ultrathin hafnium oxide," *IEEE Electron Device Lett.*, vol. 23, no. 10, pp. 597–599, Oct. 2002, doi: 10.1109/LED.2002.804029.
- [13] Q. H. Luc *et al.*, "Electrical characteristics of n, p-In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs with in situ PEALD-AlN interfacial passivation layer," *IEEE Trans. Electron Devices*, vol. 61, no. 8, pp. 2774–2778, Aug. 2014, doi: 10.1109/TED.2014.2329479.
- [14] Q. H. Luc, H. B. Do, M. T. H. Ha, C. C. Hu, Y. C. Lin, and E. Y. Chang, "Plasma enhanced atomic layer deposition passivated HfO<sub>2</sub>/AlN/In<sub>0</sub> <sub>53</sub>Ga<sub>0</sub> <sub>47</sub>As MOSCAPs with sub-nanometer equivalent oxide thickness and low interface trap density," *IEEE Electron Device Lett.*, vol. 36, no. 12, pp. 1277–1280, Dec. 2015, doi: 10.1109/LED.2015.2486771.
- [15] Q. H. Luc *et al.*, "Effects of In-Situ plasma-enhanced atomic layer deposition treatment on the performance of HfO<sub>2</sub>/In<sub>0</sub> .53Gau .47As metal–Oxide–Semiconductor field-effect transistors," *IEEE Electron Device Lett.*, vol. 37, no. 8, pp. 974–977, Aug. 2016, doi: 10.1109/LED.2016.2581175.
- [16] X. Xiong, J. Robertson, and S. J. Clark, "Passivation of oxygen vacancy states in HfO<sub>2</sub> by nitrogen," J. Appl. Phys., vol. 99, no. 4, Feb. 2006, Art. no. 44105, doi: 10.1063/1.2173688.
- [17] J. Franco *et al.*, "Suitability of high-k gate oxides for III–V devices: A PBTI study in In<sub>0.53</sub>Ga<sub>0.47</sub>As devices with Al<sub>2</sub>O<sub>3</sub>," in *Proc. Int. Rel. Phys. Symp.*, 2014, p. 6A, doi: 10.1109/IRPS.2014.6861098.
- [18] P.-C. Chang *et al.*, "Electrical analysis and PBTI reliability of In<sub>0</sub> <sub>53</sub>Ga<sub>0</sub> <sub>47</sub>As MOSFETs with AIN passivation layer and NH<sub>3</sub> postremote plasma treatment," *IEEE Trans. Electron Devices*, vol. 63, no. 9, pp. 3466–3472, Sep. 2016, doi: 10.1109/TED.2016.2593022.
  [19] J. J. Gu *et al.*, "20–80 nm channel length gate-all-
- [19] J. J. Gu et al., "20–80 nm channel length gate-allaround nanowire MOSFETs with EOT=1.2nm and lowest SS=63mV/dec," in *IEDM Tech. Dig.*, Dec. 2012, pp. 630–633, doi: 10.1109/IEDM.2012.6479117.
- [20] F. Xue *et al.*, "Nonplanar inGaAs gate wrapped around fieldeffect transistors," *IEEE Trans. Electron Devices*, vol. 61, no. 7, pp. 2332–2337, Jul. 2014, doi: 10.1109/TED.2014.2320946.
- [21] C. B. Zota, F. Lindelöw, L. Wernersson, and E. Lind, "InGaAs nanowire MOSFETs with I<sub>ON</sub> = 555 μA/μm at I<sub>OFF</sub> = 100 nA/μm and V<sub>DD</sub> = 0.5 V," in *Proc. IEEE Symp. VLSI Technol.*, 2016, pp. 1–2, doi: 10.1109/VLSIT.2016.7573418.
- [22] N. Waldron *et al.*, "Gate-all-around InGaAs nanowire FETS with peak transconductance of 2200 μS/μm at 50 nm L<sub>g</sub> using a replacement fin RMG flow," in *IEDM Tech. Dig.*, Dec. 2015, pp. 3111–3114, doi: 10.1109/IEDM.2015.7409805.
- [23] S. Lee *et al.*, "High performance InGaAs gate-all-around nanosheet FET on Si using template assisted selective epitaxy," in *IEDM Tech. Dig.*, Dec. 2018, pp. 5–39, doi: 10.1109/IEDM.2018.8614684.
- [24] N. Waldron et al., "InGaAs gate-all-around nanowire devices on 300mm Si substrates," *IEEE Electron Device Lett.*, vol. 35, no. 11, pp. 1097–1099, Nov. 2014, doi: 10.1109/LED.2014.2359579.
- [25] X. Zhou *et al.*, "Scalability of InGaAs gate-all-around FET integrated on 300mm Si platform: Demonstration of channel width down to 7 nm and L<sub>g</sub> down to 36 nm," in *VLSI Symp. Tech. Dig.*, Honolulu, HI, USA, Jun. 2016, pp. 1–2, doi: 10.1109/VLSIT.2016.7573420.