Rajat Subhra Chakraborty
Abstract
Among the emerging alternatives to CMOS, molecular electronics based diode-resistor crossbar fabric has generated considerable interest in recent times. Logic circuit design with future nano-scale molecular devices using dense and regular crossbar fabrics is promising in terms of integration density, performance and power dissipation. However, circuit design using molecular switches involve some major challenges: 1) lack of voltage gain of these switches that prevents logic cascading; 2) large output voltage level degradation; 3) vulnerability to parameter variations that affect yield and robustness of operation; and 4) high defect rate. In this article, we analyze some of the above challenges and investigate the effectiveness of asynchronous design methodology in a hybrid system design platform using molecular crossbar and CMOS interfacing elements. We explore different approaches of asynchronous circuit design and compare their suitability in terms of several circuit design parameters. We then develop the methodology and an automated synthesis flow to support two different asynchronous design approaches (Micropipelines and Four phase Dual-rail) for system designs using nano-crossbar logic stages and CMOS interface data-storage elements. Circuit-level simulation results for several benchmarks show considerable advantage in terms of performance and robustness at moderate area and power overhead compared to two different synchronous implementations.
- Bachtold, A., Hadley, P., Nakanishi, T., and Dekkerdagger, C. 2001. Logic circuits with carbon nanotube transistors. Science 294, 2, 1317--1320.Google Scholar
Cross Ref
- Borghetti, J., Li, Z., Straznicky, J., Stewart, D., Li, X., Ohlberg, D., Wu, W., and Williams, S. 2008. An integrated nanocrossbar/MOSFET logic circuit: Demonstration of self-programming hardware. In Proceedings of the Spring Meeting of the Materials Research Society. ACM, New York, 96--104.Google Scholar
- Chakraborty, R. S., Paul, S. and Bhunia, S. 2008. Analysis and robust design of diode-resistor based nanoscale crossbar PLA circuits. In Proceedings of the 21st International Conference on VLSI Design (VLSID'08). IEEE Computer Society, Los Alamitos, CA, 441--446. Google ScholarDigital Library
- Chatterjee, A. and Roy, K. 2003. Performance estimation of molecular crossbar architecture considering capacitive and inductive coupling between interconnects. In Proceedings of the 3rd IEEE Conference on Nanotechnology. 445--448.Google Scholar
- Chen, Y., Ohlberg, D. A., Li, X., Stewart, D. R., Williams, R. S., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., Olynick, D. L., and Anderson, E. 2003. Nanoscale molecular-switch devices fabricated by imprint lithography. Appl. Phys. Lett. 82, 10, 1601--1612.Google ScholarCross Ref
- Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., and Yakovlev, A. 2002. Logic Synthesis of Asynchronous Controllers and Interfaces. Springer Series in Advanced Microelectronics.Google Scholar
- Dean, M., Dill, D. L., and Horowitz, M. 1991. Self-timed logic using current-sensing completion detection. In Proceedings of the IEEE International Conference on Computer Design. 187--191. Google ScholarDigital Library
- DeHon, A. 2003. Array-based architecture for FET-based, nanoscale electronics. IEEE Trans. Nanotech. 2, 1, 23--32. Google ScholarDigital Library
- Goldstein, S. C. and Budiu, M. 2001. NanoFabrics: Spatial computing using molecular electronics. In Proceedings of the 28th Annual International Symposium on Computer Architecture. ACM, New York, 178--189. Google ScholarDigital Library
- He, C., Jacome, M. F., and de Veciana, G. 2005. Scalable defect mapping and configuration of memory-based nanofabrics. In Proceedings of the 10th Annual IEEE International High-Level Design Validation and Test Workshop (HLDVT'05). IEEE Computer Society, Los Alamitos, CA, 11--18. Google ScholarDigital Library
- Hogg, T. and Snider, G. S. 2007. Defect-tolerant logic with nanoscale crossbar circuit. J. Electron. Test. Theor. Appl. 23, 2--3, 117--129. Google ScholarDigital Library
- Huang, J., Tahoori, M. B., and Lombardi, F. 2004. On the defect tolerance of nano-scale two-dimensional crossbars. In Proceedings of the 19th IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems. ACM, New York, 96--104. Google ScholarDigital Library
- Huang, Y., Duan, X., Cui, Y., Lauhon, L. J., Kim. K., and Lieber, C. M. 2001. Logic gates and computation from assembled nanowire building blocks. Science 294, 2, 1313--1317.Google ScholarCross Ref
- ITRS. 2005. International technology roadmap for semiconductors (ITRS). http://public.itrs.net.Google Scholar
- Josephs, M. B., Nowick, S. M., and van Berkel, C. H. 1999. Modeling and design of asynchronous circuits. Proc. IEEE 87, 2, 234--242.Google ScholarCross Ref
- Karypis, G., Aggarwal, R., Kumar, V., and Shekhar, S. 1999. Multilevel hypergraph partitioning: Applications in VLSI domain. IEEE Trans. VLSI 7, 1, 69--79. Google ScholarDigital Library
- Kuekes, P. J., Stewart, D. R., and Williams, R. S. 2005. The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits. J. Appl. Phys. 97, 3, 034301--034301-5.Google ScholarCross Ref
- Liu, X., Lee, C., and Zhou, C. 2001. Carbon nanotube field-effect inverters. Appl. Phys. Lett. 79, 20, 3329--3331.Google ScholarCross Ref
- Melosh, N. A., Boukai, A., Diana, F., Gerardot, B., Badolato, A., Petroff, P. M., and Heath, J. R. 1998. Ultrahigh-density nanowire lattices and circuits. Science 280, 5, 1716--1721.Google Scholar
- Naeoscale Integration and Modeling Group. 2007. The predictive technology model. Anzona State University. http://www.eas.asu.edu/ptm/.Google Scholar
- Nikolic, K., Sadek, A. and Forshaw, M. 2002. Fault-tolerant techniques for nanocomputers. Nanotech. 13, 2--3, 357--362.Google ScholarCross Ref
- Rabaey, J. M., Chandrakasan, A. and Nikolic, B. 2003. Digital Integrated Circuits: A Design Perspective (2nd Edition). Prentice Hall, Reading, MA. Google ScholarDigital Library
- Rudell, R. L. and Sangiovanni-Vincentelli, A. 1987. Multiple-valued minimization for PLA optimization. IEEE Trans. CAD Integr. Circ. Syst. 6, 727--750.Google ScholarDigital Library
- Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architecture using a field programmable nanowire interconnect. Nanotech. 18.Google Scholar
- Snider, G. S., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbar. Nanotech. 15, 8, 881--891.Google ScholarCross Ref
- Snider, G., Kuekes, P., Hogg, T., and Williams, R. S. 2005. Nanoelectronic architectures. Appl. Phys. A 80, 6, 1183--1195.Google ScholarCross Ref
- Sparsø, J. and Furber, S. 2001. Principles of Asynchronous Circuit Design—A Systems Perspective. Kluwer Academic Publishers, Reading, MA. Google ScholarDigital Library
- Strukov, D. B. and Likharev, K. 2007. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 888--900.Google ScholarCross Ref
- Sutherland, I. E. 1989. Micropipelines. Comm. ACM 32, 6, 720--738. Google ScholarDigital Library
- Tour, J. M., Van Zandt, W. L., Husband, C. P., Husband, S. M., Wilson L. S., Franzon, P. D., and Nackashi, D. P. 2002. Nanocell logic gates for molecular computing. IEEE Trans. Nanotech. 1, 2, 100--109. Google ScholarDigital Library
- Zieglar, M. M. and Stan, M. R. 2003. CMOS/Nano co-design for crossbar-based molecular electronic systems, IEEE Trans. Nanotech. 2, 4, 217--229. Google ScholarDigital Library
Index Terms
- A study of asynchronous design methodology for robust CMOS-nano hybrid system design
Recommendations
Design and Analysis of a Robust Carbon Nanotube-Based Asynchronous Primitive Circuit
Carbon Nanotube Field Effect Transistors (CNFETs) show great promise as extensions to silicon CMOS. However, CNFET-based circuits will face great fabrication challenges that will translate into important parameter variations and decreased reliability. ...
Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar
ISQED '08: Proceedings of the 9th international symposium on Quality Electronic DesignSystem design with nanoscale molecular devices will require developing new circuit and architectural techniques to exploit highly dense and regular structures such as nano-crossbar. It also requires addressing some inherent limitations with these ...
Predictive technology model for nano-CMOS design exploration
A predictive MOSFET model is critical for early circuit design research. In this work, a new generation of Predictive Technology Model (PTM) is developed, covering emerging physical effects and alternative structures, such as the double-gate device (...
Comments