CMOS implementation of efficient 16-Bit square root carry-select adder | IEEE Conference Publication | IEEE Xplore