Device design considerations for nanoscale double and triple gate FinFETs | IEEE Conference Publication | IEEE Xplore