Power-performance-area engineering of 5nm nanowire library cells | IEEE Conference Publication | IEEE Xplore