Skip to main content
SpringerLink
Log in

di/dt Noise in CMOS Integrated Circuits

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This is an overview paper presenting di/dtnoise from a designer‘s perspective. Analysis and circuit designtechniques are presented taking package parasitics into account.The main focus is on digital CMOS design, but analysis and designsuggestions can easily be extended to mixed-mode design.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. D. J. Allstot, S. H. Chee, S. Kiaei and M. Shrivastawa, “Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs.” IEEE T. on Circuits and Systems—I 40(9), pp. 553–563, Sept. 1993.

    Google Scholar 

  2. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, 1990.

  3. K. Bathey, M. Swaminathan, L. D. Smith and T. J. Cockerill, “Noise Computation in Single Chip Packages.” IEEE T. on components, packaging, and manufacturing technology—Part B 19(2), pp. 350–360, May 1996.

    Google Scholar 

  4. W. D. Becker, B. D. McCredie, B. Singh and P. Lin, “Performance effects of switching noise on CMOS microprocessors,” in IEEE 4th Electrical Performance of Electronic Packaging, 1995, pp. 24–26.

  5. A. P. Chandrakasan, S. Sheng and R. W. Brodersen, “Low-power CMOS digital design.” IEEE J. of Solid-State Circuits 27(4), pp. 473–484, Apr. 1992.

    Google Scholar 

  6. A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design. Kluwer: Boston, 1995.

    Google Scholar 

  7. E. Chioffi, F. Maloberti, G. Marchesi and G. Torelli, “High-speed, low-switching noise CMOS memory data output buffer.” IEEE J. of Solid-State Circuits 29(11), pp. 1359–1365, Nov. 1994.

    Google Scholar 

  8. D. T. Cox, D. L. Guertin, C. L. Johnson, B. G. Rudolph, R. R. Williams, R. A. Piro and D. W. Stout, “VLSI performance compensation for off-chip drivers and clock generation,” in IEEE Custom Integrated Circuits Conference, 1989, pp. 14.3.1–14.3.4.

  9. R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous and A. R. LeBlanc, “Design of ion-implanted MOSFETs with very small physical size.” IEEE J. of Solid-State Circuits 9(5), pp. 256–268, Oct. 1974.

    Google Scholar 

  10. A. C. Deng, Y. C. Shiau and K. H. Loh, “Time domain current waveform simulation of CMOS circuits,” in IEEE International Conference on Computer-Aided Design, 1988, pp. 208–211.

  11. D. W. Dobberpuhl, et al., “A 200-MHz 64-b dual-issue CMOS microprocessor.” IEEE J. of Solid-State Circuits 27(11), pp. 1555–1566, Nov. 1992.

    Google Scholar 

  12. Y. El-Mansy, “MOS device and technology constraints in VLSI.” IEEE T. on Electron Devices 29(4), pp. 567–573, Apr. 1982.

    Google Scholar 

  13. R. Evans and M. Tsuk, “Modeling and measurement of a high-performance computer power distribution system.” IEEE T. on Components, Packaging, and Manufacturing Technology—Part B 17(4), pp. 467–471, Nov. 1994.

    Google Scholar 

  14. T. Gabara, “Ground bounce control in CMOS integrated circuits,” in IEEE Int. Solid-State Circuits Conference, 1988, pp. 88–89.

  15. T. Gabara, “Reduced ground bounce and improved latch-up suppression through substrate conduction.” IEEE J. of Solid-State Circuits 23(5), pp. 1224–1232, Oct. 1988.

    Google Scholar 

  16. T. Gabara, W. Fischer, J. Harrington and W. Troutman, “Forming damped L RC parasitic circuits in simultaneously switched CMOS output buffers,” in IEEE Custom Integrated Circuits Conference, 1996, pp. 13.5.1–13.5.4.

  17. T. Gabara, “A closed-form solution to the damped RLC circuit with applications to CMOS ground bounce estimation,” in IEEE ASIC Conf., 1996.

  18. J. L. Gonzalez and A. Rubio, “TCMOS: Low noise power supply technique for digital ICs.” Electronics Letters 31(16), pp. 1338–1339, 1995.

    Google Scholar 

  19. D. W. J. Groeneveld and D. T. de Jong, “Ground bounce in CMOS,” in Workshop of Advances in Analog Circuit Design 1993, in Analog Circuit Design, W. Sansen, J. H. Huijsing, R. J. van de Plassche (eds.), Kluwer, pp. 3–22, 1994.

  20. W. C. H. Gubbels, C. D. Hartgring, R. H. W. Salters, J. A. M. Lammerts, M. J. Tooher, P. F. P. C. Hens and J. J. J. Bastiaens, J. M. F. Van Dijk, M. A. Sprokel, “A 40-ns/100-pF low-power full-CMOS 256K (32K×8) SRAM.” IEEE J. of Solid-State Circuits 22(5), pp. 741–747, Oct. 1987.

    Google Scholar 

  21. H. Hashemi, P. A. Sandborn, D. Disko and R. Evans, “The close attached capacitor: A solution to switching noise problems.” IEEE T. on Components, Packaging, and Manufacturing Technology—Part B 15(6), pp. 1056–1063, Dec. 1992.

    Google Scholar 

  22. C. Huang, Y. Yang and J. L. Prince, “A simultaneous switching noise design algorithm for leadframe packages with or without ground plane.” IEEE T. on Components, Packaging, and Manufacturing Technology—Part B 19(1), pp. 15–22, Feb. 1996.

    Google Scholar 

  23. M. Ingels and M. Steyaert, “A power-supply decoupling method for mixed-mode low voltage, low power integrated circuits,” in IEEE European Solid-State Circuits Conference, 1996.

  24. Y. Itoh, K. Nakagawa, K. Sakui, F. Horiguchi and M. Ogura, “Noise-generation analysis and noise-suppression design techniques in megabit DRAMs.” IEEE J. of Solid-State Circuits 22(4), pp. 619–622, Aug. 1987.

    Google Scholar 

  25. G. A. Katopis, “Delta-I noise specification for a high-performance computing machine.” Proc. IEEE, 73(9), pp. 1405–1415, Sept. 1985.

    Google Scholar 

  26. G. Katopis and P. Lin, “Simultaneous switching noise predictors for CMOS OCDs.” IEEE 3rd Electrical Performance of Electronic Packaging, pp. 39–42, 1994.

  27. T. F. Knight and A. Krymm, “A self-terminating low-voltage swing CMOS output driver.” IEEE J. of Solid-State Circuits 23(2), pp. 457–464, Apr. 1988.

    Google Scholar 

  28. T. Kobayashi and T. Sakurai, “Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation,” in IEEE Custom Integrated Circuits Conf., 1994, pp. 12.3.1–12.3.4.

  29. B. S. Landman and R. L. Russo, “On a pin versus block relationship for partitions of logic graphs,” IEEE T. on Computers 20(12), pp. 1469–1479, Dec. 1971.

    Google Scholar 

  30. P. Larsson and C. Svensson, “Measuring high-bandwidth signals in CMOS circuits.” Electronics Letters 29(20), pp. 1761–1762, 1993.

    Google Scholar 

  31. P. Larsson and C. Svensson, “Noise in digital dynamic CMOS circuits.” IEEE J. of Solid-State Circuits 29(6), pp. 655–662, June 1994.

    Google Scholar 

  32. P. Larsson, “Resonance and damping in CMOS circuits with on-chip decoupling capacitance.” Part of Analog Phenomena in Digital Circuits, PhD diss. no. 376, Linkoping University, Linkoping, Sweden, 1995.

  33. P. Larsson, “Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance.” IEEE J. of Solid-State Circuits 32(4), pp. 574–576, April 1997.

    Google Scholar 

  34. K. Leung, “Controlled slew rate output buffer,” in IEEE Custom Integrated Circuits Conference, 1988, pp. 5.5.1–5.5.4.

  35. D. Liu and C. Svensson, “Trading speed for low power by choice of supply and threshold voltages.” IEEE J. of Solid-State Circuits 28(1), pp. 10–17, Jan. 1993.

    Google Scholar 

  36. K. Makie-Fukuda, K. Kikuchi, T. Matsuura and M. Hotta, “Measurement of digital noise in mixed-signal integrated circuits.” IEEE J. of Solid-State Circuits 30(2), pp. 87–91, Feb. 1995.

    Google Scholar 

  37. K. Makie-Fukuda, T. Anbo, T. Tsukada, T. Matsuura and M. Hotta, “Voltage-comparator-based measurement of equivalently sampled substrate noise waveforms in mixed-signal integrated circuits.” IEEE J. of Solid-State Circuits 31(5), pp. 726–731, May 1996.

    Google Scholar 

  38. F. Maloberti and G. Torelli, “On the design of CMOS digital output drivers with controlled di/dt,” in IEEE Int. Symposium on Circuits and Systems, 1991, pp. 2236–2239.

  39. F. Miyaji, Y. Matsuyama, Y. Kanaishi, K. Senoh, T. Emori and Y. Hagiwara, “A 25-ns 4-Mbit CMOS SRAM with dynamic bit-line loads.” IEEE J. of Solid-State Circuits 24(5), pp. 1213–1218, Oct. 1989.

    Google Scholar 

  40. K. Nakamura and M. A. Horowitz, “A 50% noise reduction interface using low-weight coding,” in Symposium on VLSI Circuits, 1996, pp. 144–145.

  41. J. A. Olmstead and S. Vulih, “Noise problems in mixed analogdigital integrated circuits,” in IEEE Custom Integrated Circuits Conference, 1987, pp. 659–662.

  42. A. J. Rainal, “Computing inductive noise of chip packages.” AT&T Bell Laboratories Technical Journal 63(1), pp. 177–195, 1984.

    Google Scholar 

  43. A. J. Rainal, “Eliminating inductive noise of external chip connections.” IEEE J. of Solid-State Circuits 29(2), pp. 126–129, Feb. 1994.

    Google Scholar 

  44. N. Raver, “Open-loop gain limitations for push-pull off-chip drivers.” IEEE J. of Solid-State Circuits 22(2), pp. 584–594, Apr. 1987.

    Google Scholar 

  45. T. Sakurai and A. Newton, “Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas.” IEEE J. of Solid-State Circuits 25(4), pp. 584–594, Apr. 1990.

    Google Scholar 

  46. L. W. Schaper and D. I. Amey, “Improved electrical performance required for future MOS packaging.” IEEE T. on Components, Hybrids, and Manufacturing Technology 6(3), pp. 283–289, Sept. 1983.

    Google Scholar 

  47. D.A. Secker and J. L. Prince, “Effects and modeling of simultaneous switching noise for BiCMOS off-chip drivers.” IEEE T. on Components, Packaging, and Manufacturing Technology—Part B 19(3), pp. 473–480, Aug. 1996.

    Google Scholar 

  48. R. Senthinathan, G. Tubbs and M. Schuelein, “Negative feedback influence in simultaneously switching CMOS outputs,” in IEEE Custom Integrated Circuits Conference, 1988, pp. 5.4.1–5.4.5.

  49. R. Senthinathan and J. L. Prince, “Effect of device and interconnect scaling on the performance and noise of packaged CMOS devices,” in IEEE Custom Integrated Circuits Conference, 1990, pp. 11.3.1–11.3.4.

  50. R. Senthinathan and J. L. Prince, “Simultaneous switching ground noise calculation for packaged CMOS devices.” IEEE J. of Solid-State Circuits 26(11), pp. 1724–1728, Nov. 1991.

    Google Scholar 

  51. R. Senthinathan and J. L. Prince, “Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise.” IEEE J. of Solid-State Circuits 28(12), pp. 1383–1388, Dec. 1993.

    Google Scholar 

  52. K. Seta, H. Hara, T. Kuroda, M. Kakumu and T. Sakurai, “50% active-power saving without speed degradation using standby power reduction (SPR) circuit,” in IEEE Int. Solid-State Circuits Conf., 1995, pp. 318–319.

  53. D. Shear, “Ground-bounce tests—revisited.” Electronic Design News, pp. 120–151, 1993.

  54. D. K. Su, M. J. Loinaz, S. Masui and B. A. Wooley, “Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits.” IEEE J. of Solid-State Circuits 28(4), pp. 420–430, Apr. 1993.

    Google Scholar 

  55. J. F. Tabor, “Noise reduction using low weight and constant weight coding techniques.” MIT, AI Technical Report 1232, 1990.

  56. D. Takashima, Y. Oowaki, S. Watanabe, K. Ohuchi and J. Matsunaga, “Noise suppression scheme for giga-scale DRAM with hundreds of I/Os,” in Symposium on VLSI Circuits, 1996, pp. 196–197.

  57. I. Tomioka, M. Hyozo, M. Okabe, S. Kishida, T. Arakawa and Y. Kuramitsu, “Current control buffer for multiswitching CMOS SOG,” in IEEE Custom Integrated Circuits Conference, 1990, pp. 11.7.1–11.7.4.

  58. A. Vaidyanath, B. Thoroddsen and J. L. Prince, “Effect of CMOS driver loading conditions on simultaneous switching noise.” IEEE T. on Components, Packaging, and Manufacturing Technology—Part B 17(4), pp. 480–485, Nov. 1994.

    Google Scholar 

  59. A. Vaidyanath, B. Thoroddsen, J. L. Prince and A. C. Cangellaris, “Simultaneous switching noise: Influence of plane-plane and plane-signal trace coupling.” IEEE T. on Components, Packaging, and Manufacturing Technology—Part B 18(3), pp. 496–502, Aug. 1995.

    Google Scholar 

  60. P. Vanoostende, P. Six and H. J. DeMan, “Evaluation of the limitations of the simple CMOS power estimation formula: comparison with accurate estimation,” in Proc. European Workshop on Power and Timing Modeling, 1992, pp. 16–25.

  61. S. R. Vemuru, “Accurate simultaneous switching noise estimation including velocity-saturation effects.” IEEE T. on Components, Packaging, and Manufacturing Technology—Part B 19(2), pp. 344–349, May 1996.

    Google Scholar 

  62. P. Vuillod, L. Benini, A. Bogliolo and G. De Micheli, “Clock-skew optimization for peak current reduction,” in IEEE Int. Symp. on Low Power Electronics and Design, 1996, pp. 265–270.

  63. T. Wada, M. Eino and K. Anami, “Simple noise model and low-noise data-output buffer for ultrahigh-speed memories.” IEEE J. of Solid-State Circuits 25(6), pp. 1586–1588, Dec. 1990.

    Google Scholar 

  64. K. L. Wang, M. D. Bader, V. W. Soorholtz, R. W. Mauntel, H. J. Mendez, P. H. Voss and R. I. Kung, “A 21-ns 32K×8 CMOS static RAM with a selectively pumped p-well array.” IEEE J. of Solid-State Circuits 22(5), pp. 704–711, Oct. 1987.

    Google Scholar 

  65. N. Weste and K. Eshragian, Principles of CMOS VLSI Design, 2nd ed., Reading, MA, 1992.

  66. J. M. Williamson, M. S. Nakhla, Q. J. Zhang and P. D. van der Puije, “Ground noise minimization in integrated circuit packages through pin assignment optimization.” IEEE T. on Components, Packaging, and Manufacturing Technology—Part B 19(2), pp. 361–371, May 1996.

    Google Scholar 

  67. Y. Yang, A. Thurairajaratnam, J. R. Brews and J. L. Prince, “Delay time estimate for “FAST” CMOS drivers with noisy ground reference,” in IEEE 4th Electrical Performance of Electronic Packaging, 1995, pp. 43–45.

  68. Y. Yang and J. R. Brews, “Design trade-offs for the last stage of an unregulated, long-channel CMOS off-chip driver with simultaneous switching noise and switching time consideration.” IEEE T. on Components, Packaging, and Manufacturing Technology—Part B 19(3), pp. 481–486, Aug. 1996.

    Google Scholar 

  69. Y. Yang and J. R. Brews, “Design for velocity saturated, short-channel CMOS drivers with simultaneous switching noise and switching time consideration.” IEEE J. of Solid-State Circuits 31(9), pp. 1357–1360, Sept. 1996.

    Google Scholar 

  70. J. M. Zurada, Y. S. Joo and S. V. Bell, “Dynamic noise margin of MOS logic gates,” in IEEE Int. Symposium on Circuits and Systems, 1989, pp. 1153–1156.

Download references

Author information

Authors and Affiliations

  1. Bell Laboratories, Holmdel, NJ

    Patrik Larsson

Authors
  1. Patrik Larsson
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Larsson, P. di/dt Noise in CMOS Integrated Circuits. Analog Integrated Circuits and Signal Processing 14, 113–129 (1997). https://doi.org/10.1023/A:1008255029409

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008255029409

Search

Navigation