SILICON-ON-INSULATOR TECHNOLOGY: MATERIALS TO VLSI

3rd Edition

SILICON-ON-INSULATOR TECHNOLOGY: MATERIALS TO VLSI

3rd Edition

by

Jean-Pierre Colinge University of California



Springer Science+Business Media, LLC

Library of Congress Cataloging-in-Publication

Title: Silicon-on-Insulator Technology: Materials to VLSI, 3rd Edition Author (s): Jean-Pierre Colinge ISBN 978-1-4613-4795-8 ISBN 978-1-4419-9106-5 (eBook) DOI 10.1007/978-1-4419-9106-5

Copyright © 2004 Springer Science+Business Media New York Originally published by Kluwer Academic Publishers in 2004 Softcover reprint of the hardcover 3rd edition 2004 All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photo-copying, microfilming, recording, or otherwise, without the prior written permission of the publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work.

Printed on acid-free paper.

Contents

1	INTRODUCTION	1
2	SOI MATERIALS	9
	2.1 Introduction	9
	2.2 Heteroepitaxial techniques	
	2.2.1 Silicon-on-Sapphire (SOS)	
	2.2.2 Other heteroepitaxial SOI materials	14
	2.2.2.1 Silicon-on-Zirconia (SOZ)	14
	2.2.2.2 Silicon-on-Spinel	14
	2.2.2.3 Silicon on Calcium Fluoride	14
	2.3 Dielectric Isolation (DI)	
	2.4 Polysilicon melting and recrystallization	
	2.4.1 Laser recrystallization	
	2.4.2 E-beam recrystallization	
	2.4.3 Zone-melting recrystallization	
	2.5 Homoepitaxial techniques	
	2.5.1 Epitaxial lateral overgrowth	
	2.5.2 Lateral solid-phase epitaxy	
	2.6 FIPOS	
	2.7 Ion beam synthesis of a buried insulator	
	2.7.1 Separation by implanted oxygen (SIMOX)	
	2.7.1.1 "Standard" SIMOX	

2.7.1.2 Low-dose SIMOX	
2.7.1.3 ITOX	
2.7.1.4 SIMOX MLD	
2.7.1.5 Related techniques	
2.7.1.6 Material quality	
2.7.2 Separation by implanted nitrogen (SIMNI)	
2.7.3 Separation by implanted oxygen and nitrogen (SIM	ON) 40
2.7.4 Separation by implanted Carbon	41
2.8 Wafer Bonding and Etch Back (BESOI)	41
2.8.1 Hydrophilic wafer bonding	
2.8.2 Etch back	45
2.9 Layer transfer techniques	
2.9.1 Smart-Cut [®]	
2.9.1.1 Hydrogen / rare gas implantation	
2.9.1.2 Bonding to a stiffener	
2.9.1.3 Annealing	50
2.9.1.4 Splitting	
2.9.1.5 Further developments	
2.9.2 Eltran [®]	53
2.9.2.1 Porous silicon formation	53
2.9.2.2 The original Eltran [®] process	54
2.9.2.3 Second-generation Eltran [®] process	54
2.9.3 Transferred layer material quality	56
2.10 Strained silicon on insulator (SSOI)	
2.11 Silicon on diamond	
2.12 Silicon-on-nothing (SON)	
3 SOI MATERIALS CHARACTERIZATION	69
3.1 Introduction	69
3.2 Film thickness measurement	
3.2.1 Spectroscopic reflectometry	71
3.2.2 Spectroscopic ellipsometry	74
3.2.3 Electrical thickness measurement	77
3.3 Crystal quality	
3.3.1 Crystal orientation	79
3.3.2 Degree of crystallinity	
3.3.3 Defects in the silicon film	
3.3.3.1 Most common defects	
3.3.3.2 Chemical decoration of defects	85

 3.3.4 Other defect assessment techniques		3.	3.3.3 Detection of defects by light scattering	87
3.3.3.5 Stress in the silicon film. 3.3.4 Defects in the buried oxide 3.3.5 Bond quality and bonding energy 3.4 Carrier lifetime 3.4.1 Surface Photovoltage. 3.4.2 Photoluminescence 3.4.3 Measurements on MOS transistors 3.4.3 Measurements on MOS transistors 3.4.3.1 Accumulation-mode transistor 3.4.3.2 Inversion-mode transistor 3.4.3.3 Bipolar effect 3.4.3.3 Bipolar effect 3.5 Silicon/Insulator interfaces 3.5.1 Capacitance measurements 3.5.2 Charge pumping 3.5.3 W-MOSFET 4 SOI CMOS TECHNOLOGY 4.1 Fabrication yield and fabrication cost 4.2 Field isolation 4.2.1 LOCOS 4.2.2 Meas isolation 4.2.3 Shallow trench isolation 4.2.4 Narrow-channel effects 4.3 Shallow trench isolation 4.4.4 Source and drain engineering 4.4.1 Silicide source and drain		3.3	3.3.4 Other defect assessment techniques	88
 3.3.4 Defects in the buried oxide		3.3	3.3.5 Stress in the silicon film	89
 3.3.5 Bond quality and bonding energy		3.3.4	4 Defects in the buried oxide	89
 3.4 Carrier lifetime 3.4.1 Surface Photovoltage 3.4.2 Photoluminescence 3.4.3 Measurements on MOS transistors 3.4.3.1 Accumulation-mode transistor 3.4.3.2 Inversion-mode transistor 3.4.3.3 Bipolar effect 3.5 Silicon/Insulator interfaces 3.5.1 Capacitance measurements 3.5.2 Charge pumping 3.5.3 Ψ-MOSFET 4 SOI CMOS TECHNOLOGY 4.1 SOI CMOS processing 4.1.1 Fabrication yield and fabrication cost 4.2 Field isolation 4.2.1 LOCOS 4.2.2 Mesa isolation 4.2.3 Shallow trench isolation 4.2.4 Narrow-channel effects 4.3 Channel doping profile 4.4 Source and drain engineering 4.4.1 Silicide source and drain 4.4.2 Elevated source and drain 4.4.3 Tungsten clad 4.4.4 Schottky source and drain 4.5.1 Gate material 4.5.2 Gate dielectric 4.5.3 Gate etch 4.6 SOI MOSFET layout 4.6 SOI MOSFET layout 		3.3.5	5 Bond quality and bonding energy	90
 3.4.1 Surface Photovoltage		3.4 (Carrier lifetime	93
3.4.2 Photoluminescence 3.4.3 Measurements on MOS transistors 3.4.3.1 Accumulation-mode transistor 3.4.3.2 Inversion-mode transistor 3.4.3.3 Bipolar effect 3.5 Silicon/Insulator interfaces 3.5.1 Capacitance measurements 3.5.2 Charge pumping 3.5.3 Y-MOSFET 4 SOI CMOS TECHNOLOGY 4.1 SOI CMOS processing 4.1.1 Fabrication yield and fabrication cost. 4.2 Field isolation 4.2.1 LOCOS 4.2.2 Mesa isolation 4.2.3 Shallow trench isolation 4.2.4 Narrow-channel effects 4.3 Channel doping profile 4.4.1 Silicide source and drain 4.4.2 Elevated source and drain 4.4.3 Tungsten clad 4.4.4 Schottky source and drain 4.5.1 Gate stack 4.5.2 Gate dielectric 4.5.3 Gate etch 4.5.4 Body contact 4.5.5 Gate etch <t< td=""><td></td><td>3.4.1</td><td>1 Surface Photovoltage</td><td>93</td></t<>		3.4.1	1 Surface Photovoltage	93
 3.4.3 Measurements on MOS transistors		3.4.2	2 Photoluminescence	95
 3.4.3.1 Accumulation-mode transistor		3.4.3	3 Measurements on MOS transistors	96
3.4.3.2 Inversion-mode transistor 3.4.3.3 Bipolar effect 3.5 Silicon/Insulator interfaces 3.5.1 Capacitance measurements 3.5.2 Charge pumping 3.5.3 W-MOSFET 4 SOI CMOS TECHNOLOGY 4.1 SOI CMOS processing 4.1.1 Fabrication yield and fabrication cost 4.2 Field isolation 4.2.1 LOCOS 4.2.2 Mesa isolation 4.2.3 Shallow trench isolation 4.2.4 Narrow-channel effects 4.3 Channel doping profile 4.4 Source and drain engineering 4.4.1 Silicide source and drain 4.4.2 Elevated source and drain 4.4.3 Tungsten clad 4.4.4 Schottky source and drain 4.5.1 Gate material 4.5.2 Gate dielectric 4.5.3 Gate etch 4.6 SOI MOSFET layout 4.6.1 Body contact 4.7 SOI-bulk CMOS design comparison		3.4	4.3.1 Accumulation-mode transistor	96
 3.4.3.3 Bipolar effect		3.4	4.3.2 Inversion-mode transistor	99
 3.5 Silicon/Insulator interfaces 3.5.1 Capacitance measurements 3.5.2 Charge pumping 3.5.3 W-MOSFET 4 SOI CMOS TECHNOLOGY 4.1 SOI CMOS processing 4.1.1 Fabrication yield and fabrication cost. 4.2 Field isolation 4.2.1 LOCOS 4.2.2 Mesa isolation 4.2.3 Shallow trench isolation 4.2.4 Narrow-channel effects. 4.3 Channel doping profile 4.4 Source and drain engineering 4.4.1 Silicide source and drain 4.4.2 Elevated source and drain 4.4.3 Tungsten clad 4.4.4 Schottky source and drain 4.5 Gate stack 4.5.1 Gate material 4.5.2 Gate dielectric 4.5.3 Gate etch 4.6 SOI MOSFET layout 4.6 SOI MOSFET layout 4.8 ESD protection 		3.4	4.3.3 Bipolar effect	101
 3.5.1 Capacitance measurements		3.5 \$	Silicon/Insulator interfaces	103
 3.5.2 Charge pumping		3.5.1	1 Capacitance measurements	103
 3.5.3 Y-MOSFET		3.5.2	2 Charge pumping	105
 4 SOI CMOS TECHNOLOGY. 4.1 SOI CMOS processing		3.5.3	3 Ψ-MOSFET	108
 4 SOI CMOS TECHNOLOGY				
 4.1 SOI CMOS processing	4	SOI (CMOS TECHNOLOGY	117
 4.1.1 Fabrication yield and fabrication cost		4.1 \$	SOI CMOS processing	117
 4.2 Field isolation		4.1.1	1 Fabrication yield and fabrication cost	119
 4.2.1 LOCOS		4.2 1	Field isolation	120
 4.2.2 Mesa isolation		4.2.1	1 LOCOS	121
 4.2.3 Shallow trench isolation		4.2.2	2 Mesa isolation	124
 4.2.4 Narrow-channel effects		4.2.3	3 Shallow trench isolation	125
 4.3 Channel doping profile		4.2.4	4 Narrow-channel effects	127
 4.4 Source and drain engineering		4.3	Channel doping profile	127
 4.4.1 Silicide source and drain		4.4	Source and drain engineering	130
 4.4.2 Elevated source and drain		4.4.1	1 Silicide source and drain	130
 4.4.3 Tungsten clad		4.4.2	2 Elevated source and drain	133
 4.4.4 Schottky source and drain		4.4.3	3 Tungsten clad	134
 4.5 Gate stack		4.4.4	4 Schottky source and drain	135
 4.5.1 Gate material		4.5	Gate stack	135
 4.5.2 Gate dielectric		4.5.1	1 Gate material	136
 4.5.3 Gate etch 4.6 SOI MOSFET layout 4.6.1 Body contact 4.7 SOI-bulk CMOS design comparison		4.5.2	2 Gate dielectric	136
 4.6 SOI MOSFET layout 4.6.1 Body contact 4.7 SOI-bulk CMOS design comparison		4.5.3	3 Gate etch	137
 4.6.1 Body contact 4.7 SOI-bulk CMOS design comparison		4.6	SOI MOSFET layout	138
4.7 SOI-bulk CMOS design comparison		4.6.1	1 Body contact	138
4.8 FSD protection		4.7	SOI-bulk CMOS design comparison	141
		4.8	ESD protection	142

5	THE	SOI MOSFET	151
	5.1	Capacitances	151
	5.1.1	Source and drain capacitance	151
	5.1.2	2 Gate capacitance	154
	5.2	Fully and partially depleted devices	154
	5.3	Threshold voltage	159
	5.3.1	Body effect	164
	5.3.2	2 Short-channel effects	167
	5.4	Current-voltage characteristics	169
	5.4.1	Lim & Fossum model	170
	5.4.2	2 C_{∞} -continuous model	175
	5.5	Transconductance	180
	5.5.1	g_m/I_D ratio	182
	5.5.2	2 Mobility	183
	5.6	Basic parameter extraction	185
	5.6.1	Threshold voltage and mobility	185
	5.6.2	2 Source and drain resistance	188
	5.7	Subthreshold slope	191
	5.8	Ultra-thin SOI MOSFETs	198
	5.8.1	I Threshold voltage	199
	5.8.2	2 Mobility	200
	5.9	Impact ionization and high-field effects	201
	5.9.1	Kink effect	201
	5.9.2	2 Hot-carrier degradation	204
	5.10	Floating-body and parasitic BJT effects	208
	5.10	.1 Anomalous subthreshold slope	209
	5.10	.2 Reduced drain breakdown voltage	211
	5.10	.3 Other floating-body effects	213
	5.11	Self heating	215
	5.12	Accumulation-mode MOSFET	216
	5.12	.1 I-V characteristics	217
	5.12	.2 Subthreshold slope	224
	5.15	Unified body-effect representation	229
	5.14 5.15		231
	3.13	CAD models for SUI MUSFEIS	234

6 OTHER SOI DEVIC	247
6.1 Multiple-gate SO	MOSFETs249
6.1.1 Multiple-gat	e SOI MOSFET structures249
6.1.1.1 Double-g	ate SOI MOSFETs249
6.1.1.2 Triple-gat	e SOI MOSFETs250
6.1.1.3 Surroundi	ng-gate SOI MOSFETs 251
6.1.1.4 Triple-plu	s gate SOI MOSFETs251
6.1.2 Device chara	cteristics
6.1.2.1 Current d	ive
6.1.2.2 Short-cha	nnel effects
6.1.2.3 Threshold	voltage
6.1.2.4 Volume i	nversion
6.1.2.5 Mobility.	
6.2 MTCMOS/DTM	OS272
6.3 High-voltage dev	ices
6.3.1 VDMOS and	1 LDMOS
6.3.2 Other high-v	oltage devices
6.4 Junction Field-Ef	fect Transistor
6.5 Lubistor	
6.6 Bipolar junction t	ransistors
6.7 Photodiodes	
6.8 G^4 FET	
6.9 Quantum-effect d	evices
7 THE SOI MOSFET I	N A HARSH ENVIRONMENT
7.1 Ionizing radiation	s
7.1.1 Single-event	phenomena
7.1.2 Total dose e	ffects
7.1.3 Dose-rate ef	fects
7.2 High-temperature	operation
7.2.1 Leakage cur	rent
7.2.2 Threshold v	bltage
7.2.3 Output cond	uctance
7.2.4 Subthreshold	l slope

8	SOI CI	RCUITS	
	8.1 Int	roduction	
	8.2 Ma	ainstream CMOS applications	
	8.2.1	Digital circuits	
	8.2.2	Low-voltage, low-power digital circuits	
	8.2.3	Memory circuits	
	8.2.3	3.1 Non volatile memory devices	
	8.2.3	3.2 Capacitorless DRAM	
	8.2.4	Analog circuits	
	8.2.5	Mixed-mode circuits	
	8.3 Ni	che applications	
	8.3.1	High-temperature circuits	
	8.3.2	Radiation-hardened circuits	
	8.3.3	Smart-power circuits	
	8.4 Th	ree-dimensional integration	
	INDEX	,	

Preface

The first edition of this book was published in 1991. In the preface one can read "At first SOI technology was only considered as a possible replacement for SOS in some niche applications. It has, however, been discovered since then that thin-film SOI MOSFETs have excellent scaling properties which make them extremely attractive for deep-submicron ULSI applications". Six years later one could read in the preface of the second edition: "SOI technology has boomed since the first edition... SOI chips are commercially available and SOI wafer manufacturers have gone public. SOI has finally made it out of the academic world and is now a big concern for every major semiconductor company." All this was true, but six years later, at the time of this third edition, these sentences sound so innocent and unaware of a revolution yet to come. The end of the 20^{th} century turned out to be a milestone for the semiconductor industry, as highquality SOI wafers suddenly became available in large quantities. From then on, it took only a few years to witness the use of SOI microprocessors in personal computers and SOI audio amplifiers in car stereo systems. Chances are the watch you are wearing around your wrist has an SOI chip.

This book retraces the evolution of SOI materials, devices and circuits over a period of roughly twenty years. Twenty years of progress, research and development during which SOI material fabrication techniques have been born and abandoned, devices have been invented and forgotten, sometimes to be rediscovered and re-named a few years later, and during which SOI circuits have little by little proven they could outperform bulk CMOS in every possible way.

> «La vie ne fait pas de cadeau. Et nom de dieu c'est triste Orly le dimanche. Avec ou sans Bécaud.» - Jacques Brel, Orly, 1977

Acknowledgements

This book is dedicated to those pioneers who kept on believing that developing exotic devices and theories for the most unreliable, defective, rare and expensive form of silicon substrates could some day lead to practical, or even mainstream applications. It is also dedicated to those individuals who managed to render SOI wafers reliable, defect-free, abundant and relatively inexpensive, and to those who demonstrated that a hundred million SOI transistors could do the same job as a hundred million bulk transistors, only faster and with lower energy consumption.

In particular, I want to dedicate this book to Akira, Alberto, Alexei, André, Anne, Bernard, Bohdan, Carlos, Cor, Daniel, Danielle, Denis, Dimitris, Duy-Phach, Edval, Eric, Fernand, Herman, Gracie, Guido, Guy, Igor, Isabelle, Jean-Marc, Jean-Paul, Jean-Pierre, Jae-Woo, Jian, João Antonio, Jong-Tae, Kuntjoro, Laurent, Luis, Marcelo, Maurice, Michel, Minghui, Pascale, Paul, Peter, Pierrot, Renaud, Shang-Yi, Sorin, Stefan, Tamara, Ted, Ulf, Valeriya, Vincent, Vitaly, Weize, Xavier, and Xiaohui: working with you has been a pleasure and a privilege. And of course, I have special thanks to Cindy who edited the manuscript of this book.

To my Parents, Wife and Children